DS048 (v1.3) October 9, 2000 www.xilinx.com 1
1-800-255-7778
Th is produc t has been discont i nued. Ple ase see www.xilinx.com/partinfo/notify/pdn0007.htm for de tails.
Features
• Industry's first TotalCMOS™ SPLD - both CMOS
design and process technologies
• Fast Zero Power (FZP™ ) design technique provides
ultra-low power and high speed
- Static current of less than 75 µA
- Dynamic current substantially below that of
competing devices
- Pin-to-pin delay of only 7.5 ns
• True Zero Power device with no turbo bits or power
down schemes
• Function/JEDEC map compatible with Bipolar,
UVCM OS , EECMOS 22V10s
• Multiple packaging options featuring PCB-friendly
flow-through pinouts (SOL and TSSOP)
- 24-pin TSOIC–uses 93% less in-system space than
a 28-pin PLCC
- 24-pin SOIC
- 28-pin PLCC with standard JEDE C pinout
• Available in commercial and industrial operating ranges
• Advanced 0.5µ E2CMOS process
• 1000 erase/program cycles guaranteed
• 20 years data retention guaranteed
• Varied product term distribution with up to 16 product
terms per output for complex functions
• Programmable output polarity
• Synchronous preset/asynchronous reset capability
• Security bit prevents unauthorized access
• Electronic signature for identification
• Design entry and verification using industry standard
CAE tools
• Reprogrammable using industry standard device
programmers
Description
The XCR22V10 is the first SPLD to combine high perfor-
mance with low power, without the need for "turbo bits" or
other power down schemes. To achieve this, Xilinx has
used their FZP design technique, which replaces conven-
tional sense amplifier methods for implementing product
terms (a technique that has been used in PLDs since the
bipolar era) with a cascaded chain of pure CMOS gates.
This results in the combination of low power and high
speed that has previously been unattainable in the PLD
arena. For 3V operation, Xilinx offers the XCR22LV10 that
offers high speed an d low pow er in a 3V implementation.
The XCR22V10 uses the familiar AND/OR logic array
structure, which allows direct implementation of
sum-of-products equations. This device has a programma-
ble AND array which drives a fixed OR array. The OR sum
of products feeds an "Output Macro Cell" (OMC), which can
be individually configured as a dedicated input, a combina-
torial output, or a registered output with internal feedback.
Functional Description
The XCR22V10 implements logic functions as
sum-of-products expressions in a programmable
-AND/fixed-OR logic array. User-defined functions are cre-
ated by pr ogramming the connections of input signals into
the array. User-configurable output structures in the form of
I/O macrocells further increase logic flexibility (Figure 1).
0XCR22V10: 5V Zero Power,
TotalCMOS, Universal PLD
Device
DS048 (v1.3) October 9, 2000 00*
Product Specif ication
R
DS048 (v1.3) October 9, 2000 www.xilinx.com 2
1-800-255-7778
Th is produc t has been discont i nued. Ple ase see www.xilinx.com/partinfo/notify/pdn0007.htm for de tails.
.
Figure 1: XCR2 2V10 Logic D iagram
NOTE:
Programmable connection.
1
1
0
0
0
1
0
1
DARQ
Q
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
Q
1
1
0
0
0
1
0
1
DARQ
SP
0
1
AR
SP
0 3 4 7 8 1112 1516 1920 2324 2728 3132 3536 3940 43
0 3 4 7 8 1112 1516 1920 2324 2728 3132 3536 3940 43
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
CLK/I0
I1
I2
I3
I4
I5
I6
I7
I10
I8
I9
GND
I11
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
VCC
0
1
9
10
20
21
33
34
48
49
65
66
82
83
97
98
110
111
121
122
130
131
SP00059
R
XCR22V10: 5V Zero Power, TotalCMOS, Universal P LD
3www.xilinx.com DS048 (v1.3) Oc tober 9, 2000
1-800-255-7778
This produc t has be en discont inued. Ple ase se e www.xilinx.com/partinfo/notify/pdn0007.htm for d e tai ls .
Architecture Overview
The XCR22V10 architecture is illustrated in Figure. Tw elve
dedicated inputs and ten I/O s provide up to 22 inputs and
ten outputs for creation of logic functions. At the core of the
device is a prog rammable electrically- erasable AND ar ray
which drives a fixed-OR array. With this structure, the
XCR22V10 can implement up to ten sum -of-products logic
expressions.
Associated with each of the ten OR functions is an I/O mac-
rocell which can be independently programmed to one of
four different configurations. The pr ogrammable macrocells
allow each I/O to create sequential or combinatorial logic
functions with either active High or active Low polarity.
AND/OR Logic Array
The programmable AND array of the XCR22V10 (shown in
the Logic Diagram, Figure 1) is formed by input lines inter -
secting product terms. The input lines and product terms
are used as follows:
44 input lines:
•24 input lines carry the True and Complement of the
signals applied to the 12 input pins
•20 additional lines carry the True and Complement
values of feedback or input signals from the ten I/Os
•132 product terms:
•120 product terms (arranged in two groups of 8, 10, 12,
14, and 16) used to form logical sums
•Ten output enable terms (one for each I/O)
•One global synchronous preset product term
•One global asynchronous clear product term
At each input-line/product-term intersection there is an
EEPROM memory cell which determines whether or not
there is a l ogical connection at that intersecti on. Each pr od-
uct term is essentially a 44-input AND gate. A product term
which is connected to both the T rue and Complement of an
input signal will always be FALSE, and thus w ill not affect
the OR function that it drives. When all th e connections on
a product term are opened, a Don't Care state exists and
that term will always be TRUE.
Variable Produc t Term Distribu tion
The XCR22V10 provides 120 product terms to drive the ten
OR functions. T hese product terms are distributed among
the outputs in groups of 8, 10, 12, 14, and 16 to form logical
sums (see Logic Diagram). This distribution allows opti-
mum use of device resources.
Pr ogra m m able I/O Macroce l l
The output macrocell provides complete control over the
architecture of each output. the ability to configure each
output independently permits users to tailor the configura-
tion of the XC R22V 10 to the precise requirements of their
designs.
Macrocell Architecture
Each I/O macrocell, as shown in Figure 3 consists of a
D-type flip-flop and two signal-select multiplexer s. The con-
figuration of each macrocell of the XCR22V10 is deter-
mined by the two EEPROM bits controlling these
multiplexers. These bits determine output polarity, and out-
put type (registered or non-registered). Equivalent circuits
for the macrocell configurations are illustrated in Figure 4.
Figure 2: Funct ional Diagram
OUTPUT
MACRO
CELL
CLK/I0 I1 – I11
F0 F1 F2 F3 F4 F5 F6 F7 F8 F9
PROGRAMMABLE AND ARRAY
(44 ×
132)
111
81012141616141210 8
SP00060A
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
OUTPUT
MACRO
CELL
RESET
PRESET
R
XCR2 2V10 : 5V Z ero Powe r, Total CMOS , U niver sal P LD
DS048 (v1.3) October 9, 2000 www.xilinx.com 4
1-800-255-7778
This product has been disco ntinue d. Pleas e see www.xilinx.com/partinfo/notify/pdn0007.htm for deta ils.
.
Figure 3: Output Macrocell Logic Diagram
F
0
1
1
0
0
1
0
0
1
CLK
1
AR
SP S1S0
S1S0OUTPUT CONFIGURATION
0 = Unprogrammed fuse
1 = Programmed fuse
DQ
Q
0
0
1
1
0
1
0
1
Registered/Active-LOW/Macrocell feedback
Registered/Active-HIGH/Macrocell feedback
Combinatorial/Active-LOW/Pin feedback
Combinatorial/Active-HIGH/Pin feedback
SP00484
Figure 4: Output Macrocell Configurations
R
XCR22V10: 5V Zero Power, TotalCMOS, Universal P LD
5www.xilinx.com DS048 (v1.3) Oc tober 9, 2000
1-800-255-7778
This produc t has be en discont inued. Ple ase se e www.xilinx.com/partinfo/notify/pdn0007.htm for d e tai ls .
Output Type
The signal from the OR array can be fed directly to the out-
put pin (combinatorial function) or latched in the D-type
flip-flop (registered function). The D-type flip-flop latches
data on the rising edge of the clock and is controlled by the
global preset and clear terms. When the synchronous pre-
set term is satisfied, the Q output of the r egister will be set
High at the next rising edge of the clock input. Satisfying
the asynchronous clear term will set Q LOW, regardless of
the clock state. If both terms are satisfied simultaneously,
the clear will override the preset.
Program/Erase Cycles
The XC R22V10 is 100% testable, erases/programs in sec-
onds, and guarantees 1000 program/erase erase cycles.
Output Polarity
Each macrocell can be configured to implement active High
or active Low logic. Programmable polarity eliminates the
need for external inverters.
Output Enable
The output of each I/O macrocell can be enabled or dis-
abled under the control of its associated programmable
output enable product term. When the logical conditions
programmed on the output enable term are satisfied, the
output signal is propagated to the I/O pin. Otherwise, the
output buffer is driven into the high-impedance state.
Under the control of the output enable term, the I/O pin can
function as a dedicated input, a dedicated output, or a bidi-
rectional I/O. Opening every connection on the output
enable term will permanently enable the output buffer and
yield a dedicated output. Conversely, if every connection is
intact, the enable term will always be logically FA LSE and
the I/O will function as a dedicated input.
Register Feedback Select
When the I/O macrocell is configured to implement a regis-
tered function (S1=0) (Figure 4a or Figure 4b), the feed-
back signal to the AND array is taken from the Q output.
Bi-dir ecti o nal I/O S el ect
When configuring an I/O m acrocell to implement a combi-
natorial function (S 1=1) (Figure 4c or Figure 4d), the feed-
back signal is taken from the I/O pin. In this case, the pin
can be used as a dedicated input, a dedicated output, or a
bi-directional I/O.
Powe r-On Rese t
To ease system initialization, all fli p-flops will power-up to a
reset condition and the Q output wi ll be low. The actual out-
put of the XCR22V10 will depend on the programmed out-
put polarity. The VCC rise must be monotonic.
Desi gn S ecuri ty
The XCR22V10 provides a special EEPROM security bit
that prevents unauthorized reading or copying of designs
programmed into the device. The security bit is set by the
PLD programmer, either at the conclusion of the program-
ming cycle or as a separate step, after the device has been
programmed. Once the security bi t is set, it is impossi ble to
verify (read) or program the XCR22V10 until the entire
device has first be en erased w ith the bulk-erase function.
TotalCMOS Design Technique for Fast Zero
Power
Xilinx is the first to offer a TotalCMOS SPLD, both in pro-
cess technology and design technique. Xilinx employs a
cascade of CMO S gates to implement its Sum o f Products
instead of the traditional sense amp approach. This CMOS
gate implementation allows Xilinx to offer SPLDs which are
both high performance and low power, breaking the para-
digm that to have low power, you must accept low perfor-
mance. Refer to Figure 5 and Table 1 showing the ICC vs.
Frequency of our XCR22V10 TotalCMOS SPLD.
Table 1: Typical ICC vs. Frequency @ VCC = 5V, 25°C
Frequency (MHz) Tupical ICC (mA)
10.5
10 1.9
20 3.5
30 5.0
40 6.5
50 8.1
60 9.5
70 10.9
80 12.4
90 13.9
100 15.4
110 16.7
120 18.1
130 19.4
140 20.7
150 22.1
160 23.5
170 24.8
180 26.2
190 27.5
200 28.7
R
XCR2 2V10 : 5V Z ero Powe r, Total CMOS , U niver sal P LD
DS048 (v1.3) October 9, 2000 www.xilinx.com 6
1-800-255-7778
This product has been disco ntinue d. Pleas e see www.xilinx.com/partinfo/notify/pdn0007.htm for deta ils.
Absolute Maximum Ratings1
Operat ing R ange
Figure 5: Typical ICC vs. Frequency @ VCC = 5V, 25 °C (10-bit counte r)
Symbol Parameter Min. Max. Unit
VCC Supply voltage2–0.5 7.0 V
VIInp ut voltage –1.2 VCC +0.5 V
VOUT Output voltage –0.5 VCC +0.5 V
IIN Inp ut cur rent –30 30 mA
IOUT O utput current –100 100 mA
TRAllowale thermal rise ambient to junction 0 75 °C
TJMaximum junction temperatur e –40 150 °C
TSTG Storage temperature –65 150 °C
ESD Static discharge voltage (human body) - 1000 V
Notes: 1. St re sses abov e th ose l iste d may caus e m al fun ct ion or pe rm anent dam age t o th e devi ce. This is a stress rating onl y.
Funct i onal ope rati on at the se or any ot her condit io n abov e th ose i ndicate d in the ope rati onal and prog ram m ing
speci f icat io n is not im pl ied ..
Product Grade Temperature Voltage
Commercial 0 to +70°C5V ± 5%
Industrial –40 to +85°C5V ± 10%
0
5
10
15
20
25
30
10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 160 170 180 190 200
TYPICAL
ICC
(mA)
FREQUENCY (MHz) SP00486
R
XCR22V10: 5V Zero Power, TotalCMOS, Universal P LD
7www.xilinx.com DS048 (v1.3) Oc tober 9, 2000
1-800-255-7778
This produc t has be en discont inued. Ple ase se e www.xilinx.com/partinfo/notify/pdn0007.htm for d e tai ls .
DC Electrical Characteristics For Commercial Grade Devices
Commercial: 0°C ≤ TAMB ≤ +70°C; 4.75V ≤ VCC ≤ 5.25V
Symbol Parameter Test Conditio ns Min . Typ. Max. Unit
VIL Inp ut voltage Low VCC = 4.75V 0.8 V
VIH Inp ut voltage High VCC = 5.25V 2 V
VIInpu t clamp voltage VCC = 4.75V, IIN = –18 mA –1.2 V
VOL Output voltage Low VCC = 4.75V, IOL = 8 mA 0.5 V
VOH Output voltage High VCC = 4.75V, IOH = –4 mA 2.4 V
IIInput leakage current VIN = 0V to VCC –10 10 µA
IOZL 3-stated output leakage current VIN = 0V to VCC –10 10 µA
ICCQ Standby current VCC = 5.25V, TAMB = 0°C6075µA
ICCD1Dynamic current VCC = 5.25V, TAMB = 0°C at 1 MHz 1 3 mA
VCC = 5.25V, TAMB = 0°C at 50 MHz 10 15 mA
IOS Short circuit output current One pin at a time for no longer than 1
second –30 –100 mA
CIN Input pin capacitance TAMB = 25°C, f = 1 MHz 10 pF
CCLK Clock input capacitance TAMB = 25°C, f = 1 MHz 5 12 pF
CI/O I/O pin capacitance TAMB = 25°C, f = 1 MHz 10 pF
Notes: 1. This para me te r measure d with a 10- bi t, with al l outp uts enab led and unl oaded. In put s are tied to V CC or ground. Thi s
paramete r is not 100% tes te d, but is calculated at initial char act er izat io n and at any t ime the de si gn is mo dified w here
curr ent m ay be affect ed.
R
XCR2 2V10 : 5V Z ero Powe r, Total CMOS , U niver sal P LD
DS048 (v1.3) October 9, 2000 www.xilinx.com 8
1-800-255-7778
This product has been disco ntinue d. Pleas e see www.xilinx.com/partinfo/notify/pdn0007.htm for deta ils.
AC Electrical Characteristics For Commercial Grade Devices
Commercial: 0°C ≤ TAMB ≤ + 70°C; 4.75V ≤ VCC ≤ 5.25V
Symbol Parameter 7D
Unit
Min. Max. Min. Max.
tPD Propagation delay time, input or feedback to non-registered output 7.5 10 ns
tSU Setup time from input, feedback or SP to Clock 3 4 ns
tCO Clock to output 6.75 8 ns
tCF Clock to feedback123ns
tHHolt time 23ns
tAR Asynchronous Reset to registered output 15 15 ns
tARW Asynchronous Reset width 5 5 ns
tARR Asynchronous Reset recovery time 5 5 ns
tSPF Synchronou Preset recovery time 5 5 ns
tWL Width of Clock Low 3 3 µs
tWH Width of Clock High 3 3 µs
tRInput rise time 20 20 ns
tFInput fall time 20 20 ns
fMAX1 Maximum FF toggle rate2 (1/tSU + tCF) 200 143 MHz
fMAX2 Maximum internal frequency1 (1/tSU + tCO) 103 83 MHz
fMAX3 Maximum external frequency1 (1/tWL + tWH) 167 167 MHz
tEA Input to output en able 9 10 ns
tER Input to output disable 9 10 ns
Capacitance
CIN Input pin capacitance 10 10 pF
COUT Output capacitance 12 12 pF
Notes:
1. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified where current may
be affected.
2. This parameter measur ed wi th a 10-bi t, w it h all o ut put s e nabled an d unl oade d. I nput s ar e ti ed to V CC or gro und. This para m ete r is not
100% teste d, but is calculated at initi al char act er i zat io n and at any t ime the de sign is mo difi ed where cu rrent ma y be affect ed.
R
XCR22V10: 5V Zero Power, TotalCMOS, Universal P LD
9www.xilinx.com DS048 (v1.3) Oc tober 9, 2000
1-800-255-7778
This produc t has be en discont inued. Ple ase se e www.xilinx.com/partinfo/notify/pdn0007.htm for d e tai ls .
DC Electrical Characteristics For Industrial Grade Devices
Industrial: –40°C ≤ TAMB ≤ +85 °C; 4.5V ≤ VCC ≤ 5.5V
Symbol Parameter Test Conditio ns Min . Typ. Max. Unit
VIL Inp ut voltage Low VCC = 4.75V 0.8 V
VIH Inp ut voltage High VCC = 5.25V 2 V
VIInpu t clamp voltage VCC = 4.75V, IIN = –18 mA –1.2 V
VOL Output voltage Low VCC = 4.75V, IOL = 8 mA 0.5 V
VOH Output voltage High VCC = 4.75V, IOH = –4 mA 2.4 V
IIInput leakage current VIN = 0V to VCC –10 10 µA
IOZL 3-stated output leakage current VIN = 0V to VCC –10 10 µA
ICCQ Standby current VCC = 5.25V, TAMB = –40°C7095µA
ICCD1Dynamic current VCC = 5.25V, TAMB = –40°C at 1 MHz 1 3 mA
VCC = 5.25V, TAMB = –40°C at 50 MHz 10 20 mA
IOS Short circuit output current One pin at a time for no longer than 1
second –30 –100 mA
CIN Input pin capacitance TAMB = 25°C, f = 1 MHz 10 pF
CCLK Clock input capacitance TAMB = 25°C, f = 1 MHz 5 12 pF
CI/O I/O pin capacitance TAMB = 25°C, f = 1 MHz 10 pF
Notes: 1. This para me te r measure d with a 10- bi t, with al l outp uts enab led and unl oaded. In put s are tied to V CC or ground. Thi s
paramete r is not 100% tes te d, but is measured at initial char acterizat ion and at any time the de si gn is mo dified w here
curr ent m ay be affect ed.
R
XCR2 2V10 : 5V Z ero Powe r, Total CMOS , U niver sal P LD
DS048 (v1.3) October 9, 2000 www.xilinx.com 10
1-800-255-7778
This product has been disco ntinue d. Pleas e see www.xilinx.com/partinfo/notify/pdn0007.htm for deta ils.
AC Electrical Characteristics For Industrial Grade Devices
Industrial: –40°C ≤ TAMB ≤ +85 °C; 4.5V ≤ VCC ≤ 5.5V
Symbol Parameter Unit
Min. Max.
tPD Propagation delay time, input or feedback to non-registered output 10 ns
tSU Setup time from input, feedback or SP to Clock 5 ns
tCO Clock to output 8.5 ns
tCF Clock to feedback14ns
tHHolt time 03 ns
tAR Asynchronous Reset to registered output 15 ns
tARW Asynchronous Reset width 5 ns
tARR Asynchronous Reset recovery time 5 ns
tSPF Synchronou Preset recovery time 5 ns
tWL Width of Clock Low 3 ns
tWH Width of Clock High 3 ns
tRInput rise time 20 ns
tFInput fall time 20 ns
fMAX1 Maximum FF toggle rate2 (1/tSU + tCF) 111 MHz
fMAX2 Maximum internal frequency1 (1/tSU + tCO)74MHz
fMAX3 Maximum external frequency1 (1/tWL + tWH) 167 MHz
tEA Input to output en able 11 ns
tER Input to output disable 11 ns
Capacitance
CIN Input pin capacitance 10 pF
COUT Output capacitance 12 pF
Notes:
1. This parameter is not 100% tested, but is calculated at initial characterization and at any time the design is modified
where current may be affected.
2. This para m et er measur ed wi th a 10 -bit, wi th all output s en abl ed and unloaded. Inp uts are tied t o VCC o r ground. This para me te r is
not 10 0% tested , bu t is measured at initial char act er izat io n and at any t ime t he des ig n is modified wher e current may be affect ed.
R
XCR22V10: 5V Zero Power, TotalCMOS, Universal P LD
11 www.xilinx.com DS048 (v1.3) Oc tober 9, 2000
1-800-255-7778
This produc t has be en discont inued. Ple ase se e www.xilinx.com/partinfo/notify/pdn0007.htm for d e tai ls .
Test Load Circuit
Theveni n Equi vale nt
Voltage W aveform
+5V
CL
R1
R2
S1
C2
C1
NOTE:
C1 and C2 are to bypass VCC to GND.
R1 = 300Ω, R2 = 390Ω, CL = 35pF.
VCC
GND
CK
In
I0F0
Fn
DUT
OE
INPUTS
SP00481
35 pF
170Ω
DUT OUTPUT
VL
= 2.83V
SP00482
90%
10%
1.5ns1.5ns
+3.0V
0V
tRtF
MEASUREMENTS:
All circuit delays are measured at the +1.5V level of
inputs and outputs, unless otherwise specified.
Input Pulses
SP00368
R
XCR2 2V10 : 5V Z ero Powe r, Total CMOS , U niver sal P LD
DS048 (v1.3) October 9, 2000 www.xilinx.com 12
1-800-255-7778
This product has been disco ntinue d. Pleas e see www.xilinx.com/partinfo/notify/pdn0007.htm for deta ils.
Swi tchin g Waveform s
"AND" Array: (I,B)
tS
NOTES:
1. VT = 1.5V.
2. Input pulse amplitude 0V to 3.0V.
3. Input rise and fall times 2.0 ns max.
Combinatorial Output
Clock Width Input to Output Disable/Enable
Asynchronous Reset Synchronous Preset
tPD
VT
VT
INPUT OR
FEEDBACK
COMBINATORIAL
OUTPUT
VT
VT
VT
INPUT OR
FEEDBACK
CLOCK
REGISTERED
OUTPUT
tStH
tCO
VT
tWH
CLOCK
tWL
tER tEA
VOH – 0.5V
VOL + 0.5V
INPUT
OUTPUT
VT
VT
VT
VT
VT
tARW
tAR
tARR
CLOCK
REGISTERED
OUTPUT
INPUT ASSERTING
ASYNCHRONOUS
RESET
tH
VT
VTVT
VT
tSPR
INPUT ASSERTING
SYNCHRONOUS
PRESET
CLOCK
REGISTERED
OUTPUT
tCO
SP00483
Registered Output
I, B
P, D
CODE
O
STATE
INACTIVE1CODESTATE CODESTATE CODESTATE
TRUE HL—
P, D
I, B
I, B
P, D
I, B
I, B
P, D
I, B
I, B I, B
COMPLEMENT DON’T CARE
SP00008
I, B I, B I, B
I, B
R
XCR22V10: 5V Zero Power, TotalCMOS, Universal P LD
13 www.xilinx.com DS048 (v1.3) Oc tober 9, 2000
1-800-255-7778
This produc t has be en discont inued. Ple ase se e www.xilinx.com/partinfo/notify/pdn0007.htm for d e tai ls .
Pin Configurations
28-pin PLCC
24-pin SOIC and 24 -pin TSOIC
Pin Descriptions
25
1234
5
6
7
8
9
10
11
12 13 14 15 16 17 18
19
20
21
22
23
24
262728
NC
IO/CLK
I1
I2
F7
F6
F5
NC
F4
F3
F2
I3
I4
I5
NC
I6
I7
I8
I9
I10
GND
NC
I11
F0
F1 F8
F9
VCC
SP00474
1
2
3
4
5
6
7
8
9
10
11
12 13
14
15
16
17
18
19
20
21
22
23
24IO/CLK
I1
I2
I3
I4
I5
I6
I7
I8
I9
I10
VCC
F9
F8
F7
F6
F5
F4
F2
F3
F1
F0
I11GND
AP00475
Pin Label Descrip tion
I1-I11 Dedicated input
NC Not Connected
F0-F9 Macrocell Input/Ou tput
I0/CLK Dedicated Input/C lock Output
VCC Supply Voltag e
GND Ground
R
XCR2 2V10 : 5V Z ero Powe r, Total CMOS , U niver sal P LD
DS048 (v1.3) October 9, 2000 www.xilinx.com 14
1-800-255-7778
This product has been disco ntinue d. Pleas e see www.xilinx.com/partinfo/notify/pdn0007.htm for deta ils.
O rdering In f ormat io n
Revision History
Component Availability
Pins 24 28
Type Plastic SOIC Plasti c Thin SOIC Pl astic PL CC
Code SO24 VO24 PC28
XCR22V10 -10 C, I C, I C, I
-7 C C C
Example: XCR22V10 -7 PC 28 C
Temperature Range
Number of Pins
Package Type
Speed O ptions
-10: 10 ns pin-to-pin delay
-7: 7.5 ns pin-to-pin delay
Temperature Range
C = Commercial, TA = 0°C to +70°C
I = Industrial, TA = –40°C to +85°C
Packaging O ptions
SO24: 24-pin SOIC
VO24: 24-pin TSOIC
PC28: 28-pin PLCC
Device Type
Speed Options
Date Version # Revision
8/4/99 1.0 Initial Xilinx release.
2/10/00 1.1 Convert to Xilinx Format
8/10/00 1.2 Updated Component Availability table.
10/09/00 1.3 Added Discontinuation Notice.
