HIGH PERFORMANCE
CURRENT MODE
CONTROLLERS
Order this document by UC3842B/D
D SUFFIX
PLASTIC PACKAGE
CASE 751A
(SO–14)
N SUFFIX
PLASTIC PACKAGE
CASE 626
D1 SUFFIX
PLASTIC PACKAGE
CASE 751
(SO–8)
8
1
81
14 1
Device Operating
Temperature Range Package
ORDERING INFORMATION
UC384XBD
UC384XBD1 TA = 0° to +70°C
TA = – 25° to +85°C
SO–14
UC384XBN
UC284XBD
UC284XBD1
UC284XBN
UC384XBVD
UC384XBVD1
UC384XBVN TA = –40° to +105°C
SO–8
Plastic
SO–14
SO–8
Plastic
SO–14
SO–8
Plastic
PIN CONNECTIONS
Compensation
NC
Voltage Feedback
NC
Current Sense
NC
RT/CT
Compensation
Voltage Feedback
Current Sense
RT/CT
Vref
Vref
NC
VCC
VC
Output
Gnd
Power Ground
VCC
Output
Gnd
(Top View)
8
7
6
5
1
2
3
4
1
2
3
4
14
13
12
11
5
6
7
10
9
8
(Top View)
X indicates either a 2 or 3 to define specific device part
numbers.
1
MOTOROLA ANALOG IC DEVICE DATA
The UC3842B, UC3843B series are high performance fixed frequency
current mode controllers. They are specifically designed for Off–Line and
dc–to–dc converter applications offering the designer a cost–effective
solution with minimal external components. These integrated circuits feature
a trimmed oscillator for precise duty cycle control, a temperature
compensated reference, high gain error amplifier, current sensing
comparator, and a high current totem pole output ideally suited for driving a
power MOSFET.
Also included are protective features consisting of input and reference
undervoltage lockouts each with hysteresis, cycle–by–cycle current limiting,
programmable output deadtime, and a latch for single pulse metering.
These devices are available in an 8–pin dual–in–line and surface mount
(SO–8) plastic package as well as the 14–pin plastic surface mount (SO–14).
The SO–14 package has separate power and ground pins for the totem pole
output stage.
The UCX842B has UVLO thresholds of 16 V (on) and 10 V (off), ideally
suited for off–line converters. The UCX843B is tailored for lower voltage
applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).
•Trimmed Oscillator for Precise Frequency Control
•Oscillator Frequency Guaranteed at 250 kHz
•Current Mode Operation to 500 kHz
•Automatic Feed Forward Compensation
•Latching PWM for Cycle–By–Cycle Current Limiting
•Internally Trimmed Reference with Undervoltage Lockout
•High Current Totem Pole Output
•Undervoltage Lockout with Hysteresis
•Low Startup and Operating Current
Simplified Block Diagram
5.0V
Reference
Latching
PWM
VCC
Undervoltage
Lockout
Oscillator
Error
Amplifier
7(12)
VC
7(11)
Output
6(10)
Power
Ground
5(8)
3(5)
Current
Sense
Input
Vref
8(14)
4(7)
2(3)
1(1) Gnd 5(9)
RT/CT
Voltage
Feedback
Input
R
R
+
–
Vref
Undervoltage
Lockout
Output
Compensation
Pin numbers in parenthesis are for the D suffix SO–14 package.
VCC
Motorola, Inc. 1996 Rev 1
UC3842B, 43B UC2842B, 43B
2MOTOROLA ANALOG IC DEVICE DATA
MAXIMUM RATINGS
Rating Symbol Value Unit
Total Power Supply and Zener Current (ICC + IZ)30 mA
Output Current, Source or Sink (Note 1) IO1.0 A
Output Energy (Capacitive Load per Cycle) W 5.0 µJ
Current Sense and Voltage Feedback Inputs Vin – 0.3 to + 5.5 V
Error Amp Output Sink Current IO10 mA
Power Dissipation and Thermal Characteristics
D Suffix, Plastic Package, SO–14 Case 751A
Maximum Power Dissipation @ TA = 25°C
Thermal Resistance, Junction–to–Air
D1 Suffix, Plastic Package, SO–8 Case 751
Maximum Power Dissipation @ TA = 25°C
Thermal Resistance, Junction–to–Air
N Suffix, Plastic Package, Case 626
Maximum Power Dissipation @ TA = 25°C
Thermal Resistance, Junction–to–Air
PD
RθJA
PD
RθJA
PD
RθJA
862
145
702
178
1.25
100
mW
°C/W
mW
°C/W
W
°C/W
Operating Junction Temperature TJ+150 °C
Operating Ambient Temperature
UC3842B, UC3843B
UC2842B, UC2843B
UC3842BV, UC3843BV
TA0 to + 70
– 25 to + 85
–40 to +105
°C
Storage Temperature Range Tstg – 65 to +150 °C
ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 2], RT = 10 k, CT = 3.3 nF. For typical values T A = 25°C, for min/max values TA is
the operating ambient temperature range that applies [Note 3], unless otherwise noted.)
UC284XB UC384XB, XBV
Characteristics Symbol Min Typ Max Min Typ Max Unit
REFERENCE SECTION
Reference Output Voltage (IO = 1.0 mA, TJ = 25°C) Vref 4.95 5.0 5.05 4.9 5.0 5.1 V
Line Regulation (VCC = 12 V to 25 V) Regline –2.0 20 – 2.0 20 mV
Load Regulation (IO = 1.0 mA to 20 mA) Regload –3.0 25 – 3.0 25 mV
Temperature Stability TS– 0.2 – – 0.2 – mV/°C
Total Output V ariation over Line, Load, and Temperature Vref 4.9 – 5.1 4.82 – 5.18 V
Output Noise Voltage (f = 10 Hz to 10 kHz, TJ = 25°C) Vn– 50 – – 50 – µV
Long Term Stability (TA = 125°C for 1000 Hours) S – 5.0 – – 5.0 – mV
Output Short Circuit Current ISC –30 –85 –180 –30 –85 –180 mA
OSCILLATOR SECTION
Frequency
TJ = 25°C
TA = Tlow to Thigh
TJ = 25°C (RT = 6.2 k, CT = 1.0 nF)
fOSC 49
48
225
52
–
250
55
56
275
49
48
225
52
–
250
55
56
275
kHz
Frequency Change with Voltage (VCC = 12 V to 25 V) ∆fOSC/∆V – 0.2 1.0 – 0.2 1.0 %
Frequency Change with Temperature
TA = Tlow to Thigh ∆fOSC/∆T – 1.0 – – 0.5 – %
Oscillator V oltage Swing (Peak–to–Peak) VOSC –1.6 – – 1.6 – V
Discharge Current (VOSC = 2.0 V)
TJ = 25°C
TA = Tlow to Thigh (UC284XB, UC384XB)
TA = Tlow to Thigh (UC384XBV)
Idischg 7.8
7.5
–
8.3
–
–
8.8
8.8
–
7.8
7.6
7.2
8.3
–
–
8.8
8.8
8.8
mA
NOTES: 1.Maximum Package power dissipation limits must be observed.
2.Adjust VCC above the Startup threshold before setting to 15 V.
3.Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
Tlow =0°C for UC3842B, UC3843B Thigh = +70°C for UC3842B, UC3843B
Tlow =–25°C for UC2842B, UC2843B Thigh =+85°C for UC2842B, UC2843B
Tlow =–40°C for UC3842BV, UC3843BV Thigh =+105°C for UC3842BV, UC3843BV
UC3842B, 43B UC2842B, 43B
3
MOTOROLA ANALOG IC DEVICE DATA
ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 2], RT = 10 k, CT = 3.3 nF. For typical values T A = 25°C, for min/max values TA is
the operating ambient temperature range that applies [Note 3], unless otherwise noted.)
UC284XB UC384XB, XBV
Characteristics Symbol Min Typ Max Min Typ Max Unit
ERROR AMPLIFIER SECTION
Voltage Feedback Input (VO = 2.5 V) VFB 2.45 2.5 2.55 2.42 2.5 2.58 V
Input Bias Current (VFB = 5.0 V) IIB –– 0.1 –1.0 – – 0.1 – 2.0 µA
Open Loop Voltage Gain (VO = 2.0 V to 4.0 V) AVOL 65 90 – 65 90 – dB
Unity Gain Bandwidth (TJ = 25°C) BW 0.7 1.0 – 0.7 1.0 – MHz
Power Supply Rejection Ratio (VCC = 12 V to 25 V) PSRR 60 70 – 60 70 – dB
Output Current
Sink (VO = 1.1 V, VFB = 2.7 V)
Source (VO = 5.0 V, VFB = 2.3 V) ISink
ISource 2.0
– 0.5 12
–1.0 –
–2.0
– 0.5 12
–1.0 –
–
mA
Output Voltage Swing
High State (RL = 15 k to ground, VFB = 2.3 V)
Low State (RL = 15 k to Vref, VFB = 2.7 V)
(UC284XB, UC384XB)
(UC384XBV)
VOH
VOL 5.0
–
–
6.2
0.8
–
–
1.1
–
5.0
–
–
6.2
0.8
0.8
–
1.1
1.2
V
CURRENT SENSE SECTION
Current Sense Input Voltage Gain (Notes 4 & 5)
(UC284XB, UC384XB)
(UC384XBV)
AV2.85
–3.0
–3.15
–2.85
2.85 3.0
3.0 3.15
3.25
V/V
Maximum Current Sense Input Threshold (Note 4)
(UC284XB, UC384XB)
(UC384XBV)
Vth 0.9
–1.0
–1.1
–0.9
0.85 1.0
1.0 1.1
1.1
V
Power Supply Rejection Ratio
VCC = 12 V to 25 V, Note 4 PSRR – 70 – – 70 – dB
Input Bias Current IIB –– 2.0 –10 – – 2.0 –10 µA
Propagation Delay (Current Sense Input to Output) tPLH(In/Out) –150 300 – 150 300 ns
OUTPUT SECTION
Output Voltage
Low State (ISink = 20 mA)
(ISink = 200 mA) (UC284XB, UC384XB)
(UC384XBV)
High State (ISource = 20 mA) (UC284XB, UC384XB)
(UC384XBV)
(ISource = 200 mA)
VOL
VOH
–
–
–
13
–
12
0.1
1.6
–
13.5
–
13.4
0.4
2.2
–
–
–
–
–
–
–
13
12.9
12
0.1
1.6
1.6
13.5
13.5
13.4
0.4
2.2
2.3
–
–
–
V
Output Voltage with UVLO Activated
VCC = 6.0 V, ISink = 1.0 mA VOL(UVLO) – 0.1 1.1 – 0.1 1.1 V
Output Voltage Rise Time (CL = 1.0 nF, TJ = 25°C) tr– 50 150 – 50 150 ns
Output Voltage Fall Time (CL = 1.0 nF, TJ = 25°C) tf– 50 150 – 50 150 ns
UNDERVOLTAGE LOCKOUT SECTION
Startup Threshold (VCC)
UCX842B, BV
UCX843B, BV
Vth 15
7.8 16
8.4 17
9.0 14.5
7.8 16
8.4 17.5
9.0
V
Minimum Operating Voltage After T urn–On (VCC)
UCX842B, BV
UCX843B, BV
VCC(min) 9.0
7.0 10
7.6 11
8.2 8.5
7.0 10
7.6 11.5
8.2
V
NOTES: 2.Adjust VCC above the Startup threshold before setting to 15 V.
3.Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
Tlow =0°C for UC3842B, UC3843B Thigh = +70°C for UC3842B, UC3843B
Tlow =–25°C for UC2842B, UC2843B Thigh =+85°C for UC2842B, UC2843B
Tlow =–40°C for UC3842BV, UC3843BV Thigh =+105°C for UC3842BV, UC3843BV
4.This parameter is measured at the latch trip point with VFB = 0 V.
5.Comparator gain is defined as: AV∆V Output Compensation
∆V Current Sense Input
UC3842B, 43B UC2842B, 43B
4MOTOROLA ANALOG IC DEVICE DATA
ELECTRICAL CHARACTERISTICS (VCC = 15 V [Note 2], RT = 10 k, CT = 3.3 nF, for typical values TA = 25°C, for min/max values T A
is the operating ambient temperature range that applies [Note 3], unless otherwise noted.)
UC284XB UC384XB, BV
Characteristics Symbol Min Typ Max Min Typ Max Unit
PWM SECTION
Duty Cycle
Maximum (UC284XB, UC384XB)
Maximum (UC384XBV)
Minimum
DC(max)
DC(min)
94
–
–
96
–
–
–
–
0
94
93
–
96
96
–
–
–
0
%
TOTAL DEVICE
Power Supply Current
Startup (VCC = 6.5 V for UCX843B,
Startup (VCC 14 V for UCX842B, BV)
Operating (Note 2)
ICC + IC–
–
0.3
12
0.5
17
–
–
0.3
12
0.5
17
mA
Power Supply Zener Voltage (ICC = 25 mA) VZ30 36 – 30 36 – V
NOTES: 2.Adjust VCC above the Startup threshold before setting to 15 V.
3.Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
Tlow =0°C for UC3842B, UC3843B Thigh = +70°C for UC3842B, UC3843B
Tlow =–25°C for UC2842B, UC2843B Thigh =+85°C for UC2842B, UC2843B
Tlow =–40°C for UC3842BV, UC3843BV Thigh =+105°C for UC3842BV, UC3843BV
0.8
2.0
5.0
8.0
20
50
80
RT, TIMING RESIST OR (k )
Ω
1.0 M500 k200 k100 k50 k20 k10 k fOSC, OSCILLATOR FREQUENCY (kHz)
VCC = 15 V
TA = 25
°
C
Figure 1. Timing Resistor
versus Oscillator Frequency Figure 2. Output Deadtime
versus Oscillator Frequency
1.0 M500 k200 k100 k50 k20 k10 k fOSC, OSCILLATOR FREQUENCY (kHz)
1.0
2.0
5.0
10
20
50
100
% DT, PERCENT OUTPUT DEADTIME
1
2
Figure 3. Oscillator Discharge Current
versus Temperature Figure 4. Maximum Output Duty Cycle
versus Timing Resistor
, DISCHARGE CURRENT (mA)
7.0
–55 T
A
, AMBIENT TEMPERATURE (
°
C)
– 25 0 25 50 75 100 125
dischg
I
7.5
8.0
8.5
9.0 VCC = 15 V
VOSC = 2.0 V
, MAXIMUM OUTPUT DUTY CYCLE (%)
max
D
400.8 RT, TIMING RESISTOR (k
Ω
)
1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0
50
60
70
80
90
100
Idischg = 7.5 mA
VCC = 15 V
CT = 3.3 nF
TA = 25
°
C
1. CT = 10 nF
2. CT = 5.0 nF
3. CT = 2.0 nF
4. CT = 1.0 nF
5. CT = 500 pF
6. CT = 200 pF
7. CT = 100 pF
5
Idischg = 8.8 mA
7
3
6
4
VCC = 15 V
TA = 25
°
C
UC3842B, 43B UC2842B, 43B
5
MOTOROLA ANALOG IC DEVICE DATA
Figure 5. Error Amp Small Signal
Transient Response Figure 6. Error Amp Large Signal
Transient Response
Figure 7. Error Amp Open Loop Gain and
Phase versus Frequency Figure 8. Current Sense Input Threshold
versus Error Amp Output Voltage
Figure 9. Reference Voltage Change
versus Source Current Figure 10. Reference Short Circuit Current
versus Temperature
–20
AVOL, OPEN LOOP VOLTAGE GAIN (dB)
10 M10 f, FREQUENCY (Hz)
Gain
Phase
VCC = 15 V
VO = 2.0 V to 4.0 V
RL = 100 K
TA = 25
°
C
0
30
60
90
120
150
180
100 1.0 k 10 k 100 k 1.0 M
0
20
40
60
80
100
, EXCESS PHASE (DEGREES)
φ
0VO, ERROR AMP OUTPUT VOLTAGE (V)
0
, CURRENT SENSE INPUT THRESHOLD (V)
Vth
0.2
0.4
0.6
0.8
1.0
1.2
2.0 4.0 6.0 8.0
VCC = 15 V
TA = 25
°
C
TA = –55
°
C
TA = 125
°
C
ÄÄÄÄ
ÄÄÄÄ
VCC = 15 V
ÄÄÄ
ÄÄÄ
TA = –55
°
C
ÄÄÄÄ
ÄÄÄÄ
TA = 25
°
C
, REFERENCE VOLTAGE CHANGE (mV)
–16
0Iref, REFERENCE SOURCE CURRENT (mA)
20 40 60 80 100 120
ref
V
–12
– 8.0
– 4.0
0
∆
–20
–24
ÄÄÄÄ
T
A
= 125
°
C
ÄÄÄÄ
ÄÄÄÄ
VCC = 15 V
RL
≤
0.1
Ω
, REFERENCE SHORT CIRCUIT CURRENT (mA)
SC
I
50
–55 T
A
, AMBIENT TEMPERATURE (
°
C)
– 25 0 25 50 75 100 125
70
90
110
1.0
µ
s/DIV0.5
µ
s/DIV
20 mV/DIV
/
2.55 V
2.50 V
2.45 V
3.0 V
2.5 V
2.0 V
VCC = 15 V
AV = –1.0
TA = 25
°
C
VCC = 15 V
AV = –1.0
TA = 25
°
C
UC3842B, 43B UC2842B, 43B
6MOTOROLA ANALOG IC DEVICE DATA
ÄÄÄÄ
ÄÄÄÄ
Sink Saturation
(Load to VCC)
ÄÄÄÄ
TA = – 55
°
C
ÄÄÄ
ÄÄÄ
VCC
ÄÄÄÄÄ
ÄÄÄÄÄ
Source Saturation
(Load to Ground)
0
Vsat, OUTPUT SATURATION VOLTAGE (V)
8000 IO, OUTPUT LOAD CURRENT (mA)
200 400 600
1.0
2.0
3.0
– 2.0
–1.0
0
ÄÄÄ
ÄÄÄ
TA = – 55
°
C
Figure 11. Reference Load Regulation Figure 12. Reference Line Regulation
Figure 13. Output Saturation Voltage
versus Load Current Figure 14. Output Waveform
Figure 15. Output Cross Conduction Figure 16. Supply Current versus Supply Voltage
ÄÄÄ
TA = 25
°
C
ÄÄÄÄ
ÄÄÄÄ
ÄÄÄÄ
ÄÄÄÄ
RT = 10 k
CT = 3.3 nF
VFB = 0 V
ISense = 0 V
TA = 25
°
C
, SUPPLY CURRENT (mA)
CC
I
00VCC, SUPPLY VOLTAGE (V)
10 20 30 40
5
10
15
20
25
UCX843B
UCX842B
ÄÄÄÄ
ÄÄÄÄ
TA = 25
°
C
ÄÄ
ÄÄ
Gnd
ÄÄÄÄÄ
ÄÄÄÄÄ
ÄÄÄÄÄ
VCC = 15 V
80
µ
s Pulsed Load
120 Hz Rate
2.0 ms/DIV 2.0 ms/DIV
VCC = 15 V
IO = 1.0 mA to 20 mA
TA = 25
°
C
VCC = 12 V to 25
TA = 25
°
C
, OUTPUT VOLTAGE CHANGE (2.0 mV/DIV)
VO
∆
, OUTPUT VOLTAGE CHANGE (2.0 mV/DIV)
VO
∆
VCC = 30 V
CL = 15 pF
TA = 25
°
C
VCC = 15 V
CL = 1.0 nF
TA = 25
°
C
50 ns/DIV
100 ns/DIV
100 mA/DIV 20 V/DIV
90%
10%
, OUTPUT VOLT AGE
O
V, SUPPLY CURRENT
CC
I
UC3842B, 43B UC2842B, 43B
7
MOTOROLA ANALOG IC DEVICE DATA
PIN FUNCTION DESCRIPTION
Pin
Fi
Dii
8–Pin 14–Pin Function Description
1 1 Compensation This pin is the Error Amplifier output and is made available for loop compensation.
2 3 Voltage
Feedback This is the inverting input of the Error Amplifier. It is normally connected to the switching power
supply output through a resistor divider.
3 5 Current
Sense A voltage proportional to inductor current is connected to this input. The PWM uses this
information to terminate the output switch conduction.
4 7 RT/CTThe Oscillator frequency and maximum Output duty cycle are programmed by
connecting resistor RT to Vref and capacitor CT to ground. Operation to 500 kHz
is possible.
5 Gnd This pin is the combined control circuitry and power ground.
6 10 Output This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced
and sunk by this pin.
7 12 VCC This pin is the positive supply of the control IC.
8 14 Vref This is the reference output. It provides charging current for capacitor CT through resistor RT.
8 Power
Ground This pin is a separate power ground return that is connected back to the power source. It is used
to reduce the effects of switching transient noise on the
control circuitry.
11 VCThe Output high state (VOH) is set by the voltage applied to this pin. With a separate power
source connection, it can reduce the effects of switching transient noise on the control circuitry.
9 Gnd This pin is the control circuitry ground return and is connected back to the power source ground.
2,4,6,13 NC No connection. These pins are not internally connected.
UC3842B, 43B UC2842B, 43B
8MOTOROLA ANALOG IC DEVICE DATA
OPERATING DESCRIPTION
The UC3842B, UC3843B series are high performance,
fixed frequency, current mode controllers. They are
specifically designed for Off–Line and dc–to–dc converter
applications offering the designer a cost–effective solution
with minimal external components. A representative block
diagram is shown in Figure 17.
Oscillator
The oscillator frequency is programmed by the values
selected for the timing components RT and CT. Capacitor CT
is charged from the 5.0 V reference through resistor RT to
approximately 2.8 V and discharged to 1.2 V by an internal
current sink. During the discharge of CT, the oscillator
generates an internal blanking pulse that holds the center
input of the NOR gate high. This causes the Output to be in a
low state, thus producing a controlled amount of output
deadtime. Figure 1 shows RT versus Oscillator Frequency
and Figure 2, Output Deadtime versus Frequency, both for
given values of CT. Note that many values of RT and CT will
give the same oscillator frequency but only one combination
will yield a specific output deadtime at a given frequency . The
oscillator thresholds are temperature compensated to within
±6% at 50 kHz. Also because of industry trends moving the
UC384X into higher and higher frequency applications, the
UC384XB is guaranteed to within ±10% at 250 kHz. These
internal circuit refinements minimize variations of oscillator
frequency and maximum output duty cycle. The results are
shown in Figures 3 and 4.
In many noise–sensitive applications it may be desirable
to frequency–lock the converter to an external system clock.
This can be accomplished by applying a clock signal to the
circuit shown in Figure 20. For reliable locking, the
free–running oscillator frequency should be set about 10%
less than the clock frequency. A method for multi–unit
synchronization is shown in Figure 21. By tailoring the clock
waveform, accurate Output duty cycle clamping can be
achieved.
Error Amplifier
A fully compensated Error Amplifier with access to the
inverting input and output is provided. It features a typical dc
voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz
with 57 degrees of phase margin (Figure 7). The
non–inverting input is internally biased at 2.5 V and is not
pinned out. The converter output voltage is typically divided
down and monitored by the inverting input. The maximum
input bias current is –2.0 µA which can cause an output
voltage error that is equal to the product of the input bias
current and the equivalent input divider source resistance.
The Error Amp Output (Pin 1) is provided for external loop
compensation (Figure 31). The output voltage is offset by two
diode drops (≈1.4 V) and divided by three before it connects
to the non–inverting input of the Current Sense Comparator.
This guarantees that no drive pulses appear at the Output
(Pin 6) when pin 1 is at its lowest state (VOL). This occurs
when the power supply is operating and the load is removed,
or at the beginning of a soft–start interval (Figures 23, 24).
The Error Amp minimum feedback resistance is limited by the
amplifier’s source current (0.5 mA) and the required output
voltage (VOH) to reach the comparator’s 1.0 V clamp level:
Rf(min) ≈3.0 (1.0 V) + 1.4 V
0.5 mA = 8800 Ω
Current Sense Comparator and PWM Latch
The UC3842B, UC3843B operate as a current mode
controller, whereby output switch conduction is initiated by
the oscillator and terminated when the peak inductor current
reaches the threshold level established by the Error Amplifier
Output/Compensation (Pin 1). Thus the error signal controls
the peak inductor current on a cycle–by–cycle basis. The
Current Sense Comparator PWM Latch configuration used
ensures that only a single pulse appears at the Output during
any given oscillator cycle. The inductor current is converted
to a voltage by inserting the ground–referenced sense
resistor RS in series with the source of output switch Q1. This
voltage is monitored by the Current Sense Input (Pin 3) and
compared to a level derived from the Error Amp Output. The
peak inductor current under normal operating conditions is
controlled by the voltage at pin 1 where:
Ipk = V(Pin 1) – 1.4 V
3 RS
Abnormal operating conditions occur when the power
supply output is overloaded or if output voltage sensing is
lost. Under these conditions, the Current Sense Comparator
threshold will be internally clamped to 1.0 V. Therefore the
maximum peak switch current is:
Ipk(max) = 1.0 V
RS
When designing a high power switching regulator it
becomes desirable to reduce the internal clamp voltage in
order to keep the power dissipation of RS to a reasonable
level. A simple method to adjust this voltage is shown in
Figure 22. The two external diodes are used to compensate
the internal diodes, yielding a constant clamp voltage over
temperature. Erratic operation due to noise pickup can result
if there is an excessive reduction of the Ipk(max) clamp
voltage.
A narrow spike on the leading edge of the current
waveform can usually be observed and may cause the power
supply to exhibit an instability when the output is lightly
loaded. This spike is due to the power transformer
interwinding capacitance and output rectifier recovery time.
The addition of an RC filter on the Current Sense Input with a
time constant that approximates the spike duration will
usually eliminate the instability (refer to Figure 26).
UC3842B, 43B UC2842B, 43B
9
MOTOROLA ANALOG IC DEVICE DATA
+
–
Reference
Regulator VCC
UVLO
+
–Vref
UVLO
3.6V
36V
S
RQ
Internal
Bias
+1.0mA
Oscillator
2.5V R
R
R
2R
Error
Amplifier
Voltage
Feedback
Input
Output/
Compensation Current Sense
Comparator
1.0V
VCC 7(12)
Gnd 5(9)
VC
7(11)
Output
6(10)
Power Ground
5(8)
Current Sense Input
3(5) RS
Q1
VCC Vin
1(1)
2(3)
4(7)
8(14)
RT
CT
Vref
= Sink Only Positive True Logic
Pin numbers adjacent to terminals are for the 8–pin dual–in–line package.
Pin numbers in parenthesis are for the D suffix SO–14 package.
Figure 17. Representative Block Diagram
Figure 18. Timing Diagram
Large R T/Small CTSmall RT/Large CT
PWM
Latch
(See
Text)
Capacitor CT
Latch
“Set” Input
Output/
Compensation
Current Sense
Input
Latch
“Reset” Input
Output
UC3842B, 43B UC2842B, 43B
10 MOTOROLA ANALOG IC DEVICE DATA
Undervoltage Lockout
Two undervoltage lockout comparators have been
incorporated to guarantee that the IC is fully functional before
the output stage is enabled. The positive power supply
terminal (VCC) and the reference output (Vref) are each
monitored by separate comparators. Each has built–in
hysteresis to prevent erratic output behavior as their
respective thresholds are crossed. The VCC comparator
upper and lower thresholds are 16 V/10 V for the UCX842B,
and 8.4 V/7.6 V for the UCX843B. The V ref comparator upper
and lower thresholds are 3.6 V/3.4 V. The large hysteresis
and low startup current of the UCX842B makes it ideally
suited in off–line converter applications where efficient
bootstrap startup techniques are required (Figure 33). The
UCX843B is intended for lower voltage dc–to–dc converter
applications. A 36 V zener is connected as a shunt regulator
from VCC to ground. Its purpose is to protect the IC from
excessive voltage that can occur during system startup. The
minimum operating voltage (VCC) for the UCX842B is 11 V
and 8.2 V for the UCX843B.
These devices contain a single totem pole output stage
that was specifically designed for direct drive of power
MOSFETs. It is capable of up to ±1.0 A peak drive current and
has a typical rise and fall time of 50 ns with a 1.0 nF load.
Additional internal circuitry has been added to keep the
Output in a sinking mode whenever an undervoltage lockout
is active. This characteristic eliminates the need for an
external pull–down resistor.
The SO–14 surface mount package provides separate
pins for VC (output supply) and Power Ground. Proper
implementation will significantly reduce the level of switching
transient noise imposed on the control circuitry. This
becomes particularly useful when reducing the Ipk(max) clamp
level. The separate VC supply input allows the designer
added flexibility in tailoring the drive voltage independent of
VCC. A zener clamp is typically connected to this input when
driving power MOSFETs in systems where VCC is greater
than 20 V. Figure 25 shows proper power and control ground
connections in a current–sensing power MOSFET
application.
Reference
The 5.0 V bandgap reference is trimmed to ±1.0%
tolerance at TJ = 25°C on the UC284XB, and ±2.0% on the
UC384XB. Its primary purpose is to supply charging current
to the oscillator timing capacitor. The reference has short–
circuit protection and is capable of providing in excess of
20 mA for powering additional control system circuitry.
Design Considerations
Do not attempt to construct the converter on
wire–wrap or plug–in prototype boards. High frequency
circuit layout techniques are imperative to prevent
pulse–width jitter. This is usually caused by excessive noise
pick–up imposed on the Current Sense or Voltage Feedback
inputs. Noise immunity can be improved by lowering circuit
impedances at these points. The printed circuit layout should
contain a ground plane with low–current signal and
high–current switch and output grounds returning on
separate paths back to the input filter capacitor. Ceramic
bypass capacitors (0.1 µF) connected directly to VCC, VC,
and V ref may be required depending upon circuit layout. This
provides a low impedance path for filtering the high frequency
noise. All high current loops should be kept as short as
possible using heavy copper runs to minimize radiated EMI.
The Error Amp compensation circuitry and the converter
output voltage divider should be located close to the IC and
as far as possible from the power switch and other
noise–generating components.
Current mode converters can exhibit subharmonic
oscillations when operating at a duty cycle greater than 50%
with continuous inductor current. This instability is
independent of the regulator’s closed loop characteristics
and is caused by the simultaneous operating conditions of
fixed frequency and peak current detecting. Figure 19A
shows the phenomenon graphically. At t0, switch conduction
begins, causing the inductor current to rise at a slope of m1.
This slope is a function of the input voltage divided by the
inductance. At t1, the Current Sense Input reaches the
threshold established by the control voltage. This causes the
switch to turn off and the current to decay at a slope of m2,
until the next oscillator cycle. The unstable condition can be
shown if a perturbation is added to the control voltage,
resulting in a small ∆I (dashed line). With a fixed oscillator
period, the current decay time is reduced, and the minimum
current at switch turn–on (t2) is increased by ∆I + ∆I m2/m1.
The minimum current at the next cycle (t3) decreases to (∆I +
∆I m2/m1) (m2/m1). This perturbation is multiplied by m2/m1
on each succeeding cycle, alternately increasing and
decreasing the inductor current at switch turn–on. Several
oscillator cycles may be required before the inductor current
reaches zero causing the process to commence again. If
m2/m1 is greater than 1, the converter will be unstable. Figure
19B shows that by adding an artificial ramp that is
synchronized with the PWM clock to the control voltage, the
∆I perturbation will decrease to zero on succeeding cycles.
This compensating ramp (m3) must have a slope equal to or
slightly greater than m2/2 for stability. With m2/2 slope
compensation, the average inductor current follows the
control voltage, yielding true current mode operation. The
compensating ramp can be derived from the oscillator and
added to either the Voltage Feedback or Current Sense
inputs (Figure 32).
Control Voltage
Inductor
Current
Oscillator Period
Control Voltage
Inductor
Current
Oscillator Period
(A)
(B)
Figure 19. Continuous Current Waveforms
m1m2
t0t1t2t3
m3
m2
t4t5t6
∆
I
m1
∆
I
D
l
)
D
lm2
m1
D
l
)
D
lm2
m1m2
m1
UC3842B, 43B UC2842B, 43B
11
MOTOROLA ANALOG IC DEVICE DATA
Figure 20. External Clock Synchronization Figure 21. External Duty Cycle Clamp and
Multi–Unit Synchronization
Figure 22. Adjustable Reduction of Clamp Level Figure 23. Soft–Start Circuit
2(3) EA
Bias
+
Osc
R
R
R
2R
5(9)
1(1)
4(7)
8(14)
RT
CT
Vref
0.01
The diode clamp is required if the Sync amplitude is large enough to cause the bottom
side of CT to go more than 300 mV below ground.
External
Sync
Input
47
+
R
R
R
2R
Bias
Osc
EA
5(9)
1(1)
2(3)
4(7)
8(14)
To Additional
UCX84XBs
R
S
Q
8 4
6
5
2
1
C
3
7
RA
RB5.0k
5.0k
5.0k MC1455
f
+
1.44
(RA
)
2RB)C D(max)
+
RB
RA
)
2RB
+
–
5.0V Ref
+
–
S
RQ
Bias
+
Osc
R
R
R
2R
EA 1.0V
5(9)
7(11)
6(10)
5(8)
3(5) RS
Q1
VCC Vin
1(1)
2(3)
4(7)
8(14)
R1
VClamp
R2
5.0V Ref
+
–
S
RQ
Bias
+
1.0mA
Osc
R
R
R
2R
EA 1.0V
5(9)
1(1)
2(3)
4(7)
8(14)
C
1.0M
tSoft–Start
≈
3600C in
µ
F
7(12)
Comp/Latch
1.0 mA
Ipk(max)
[
VClamp
RS
Where: 0
≤
VClamp
≤
1.0 V
VClamp
≈
1.67
ǒ
R2
R1
)
1
Ǔ
+ 0.33x10–3
ǒ
R1R2
R1
)
R2
Ǔ
UC3842B, 43B UC2842B, 43B
12 MOTOROLA ANALOG IC DEVICE DATA
Figure 24. Adjustable Buffered Reduction of
Clamp Level with Soft–Start Figure 25. Current Sensing Power MOSFET
Figure 26. Current Waveform Spike Suppression Figure 27. MOSFET Parasitic Oscillations
+
–
+
–
S
R
+
R
R
R
2R
VClamp
[
1.67
ǒ
R2
R1
)
1
Ǔ
Ipk(max)
[
VClamp
RS
5.0V Ref
Q
Bias
Osc
EA 1.0V
5(9)
7(11)
6(10)
5(8)
3(5) RS
Q1
VCC Vin
1(1)
2(3)
4(7)
8(14)
R1
VClamp
R2
Where: 0
≤
VClamp
≤
1.0 V
CMPSA63
tSoft-Start
+*
In
ƪ
1
*
VC
3V
Clamp
ƫ
CR1R2
R1
)
R2
+
–
5.0V Ref
+
–
S
RQ
(11)
(10)
(8)
Comp/Latch
(5) RS
1/4 W
VCC Vin
K
M
DSENSEFET
GS
Power Ground:
To Input Source
Return
Control Circuitry Ground:
To Pin (9)
Virtually lossless current sensing can be achieved with the implementation of a
SENSEFET power switch. For proper operation during over–current conditions, a
reduction of the Ipk(max) clamp level must be implemented. Refer to Figures 22 and 24.
VPin 5
[
RSIpk rDS(on)
rDM(on)
)
RS
If: SENSEFET = MTP10N10M
RS = 200
Then : VPin 5
[
0.075 Ipk
7(12)
1.0 mA
Comp/Latch
(12)
+
–
5.0V Ref
+
–
S
RQ
7(11)
6(10)
5(8)
3(5)
RS
Q1
VCC Vin
S
R
5.0V Ref
Q
7(11)
6(10)
5(8)
3(5) RS
Q1
VCC Vin
C
R
The addition of the RC filter will eliminate instability caused by the leading
edge spike on the current waveform.
Series gate resistor Rg will damp any high frequency parasitic oscillations
caused by the MOSFET input capacitance and any series wiring inductance in
the gate–source circuit.
7(12) 7(12)
Rg
Comp/Latch Comp/Latch
+
–
+
–
UC3842B, 43B UC2842B, 43B
13
MOTOROLA ANALOG IC DEVICE DATA
Figure 28. Bipolar Transistor Drive Figure 29. Isolated MOSFET Drive
Figure 30. Latched Shutdown Figure 31. Error Amplifier Compensation
6(10)
5(8)
3(5) RS
Q1
Vin
C1
Base Charge
Removal
The totem pole output can furnish negative base current for enhanced transistor
turn–off, with the addition of capacitor C1.
S
R
5.0V Ref
Q
7(11)
6(10)
5(8)
3(5)
RS
Q1
VCC
IB
+
–
0
Vin
Isolation
Boundary
VGS Waveforms
+
–
0
+
–
0
50% DC 25% DC
Ipk
+
V(Pin1)
*
1.4
3R
S
ǒ
N
S
N
p
Ǔ
Comp/Latch
7(12)
R
CNSNP
+
–
+
–
Bias
+
Osc
R
R
R
2R
EA
5(9)
1(1)
2(3)
4(7)
8(14)
The MCR101 SCR must be selected for a holding of < 0.5 mA @ T A(min). The simple two transistor circuit can
be used in place of the SCR as shown. All resistors are 10 k.
MCR
101 2N
3905 2N
3903
+
R
2R
1.0mA
EA
2(3)
5(9)
2.5V
1(1)
Rf
Cf
Rd
Ri
From VO
Error Amp compensation circuit for stabilizing any current mode topology except for boost and flyback
converters operating with continuous inductor current.
Rf
≥
8.8 k
+
R
2R
1.0mA
EA
2(3)
5(9)
2.5V
1(1)
Rf
Cf
Rd
Rp
From VO
Error Amp compensation circuit for stabilizing current mode boost and flyback
topologies operating with continuous inductor current.
Cp
Ri
1.0 mA
+
–
+
–
5.0V Ref 36V
S
RQ
Bias
+1.0mA
Osc
R
R
R
2R
EA 1.0V
7(12)
7(11)
6(10)
5(8)
3(5) RS
VCC Vin
1(1)
2(3)
4(7)
8(14)
RT
CT
The buffered oscillator ramp can be resistively summed with either the voltage
feedback or current sense inputs to provide slope compensation.
Figure 32. Slope Compensation
m
– 3.0m
–m
Rf
Cf
Ri
Rd
From VORSlope
MPS3904
Figure 33. 27 W Off–Line Flyback Regulator
5(9)
Comp/Latch
MUR110
+
–
+
–
S
R
+
R
R
5.0V Ref
Q
Bias
EA
5(9)
7(11)
6(10)
5(8)
3(5) 0.5
MTP
4N50
1(1)
2(3)
4(7)
8(14)
10k
4700pF
470pF
150k
100
pF
18k
4.7k
0.01
100
+
1.0k
115 Vac
4.7
Ω
MDA
202 250
56k
4.7k 3300
pF
1N4935 1N4935
++
68 47
1N4937
1N4937
680pF
2.7k
L3
L2
L1
++
++
++
1000
1000
2200
10
10
1000 5.0V/4.0A
5.0V RTN
12V/0.3A
±
12V RTN
–12V/0.3A
Primary: 45 Turns #26 AWG
Secondary
±
12 V : 9 T urns #30 AWG (2 Strands) Bifiliar
Wound
Secondary 5.0 V : 4 T urns (six strands) #26 Hexfiliar Wound
Secondary Feedback: 10 T urns #30 AWG (2 strands)
Bifiliar Wound
Core: Ferroxcube EC35–3C8
Bobbin: Ferroxcube EC35PCB1
Gap:
≈
0.10” for a primary inductance of 1.0 mH
MUR110
MBR1635
T1
22
Osc
T1 –
7(12)
Comp/Latch
L1
L2, L3 – 15
µ
H at 5.0 A, Coilcraft Z7156
– 25
µ
H at 5.0 A, Coilcraft Z7157
1N5819
UC3842B, 43B UC2842B, 43B
14 MOTOROLA ANALOG IC DEVICE DATA
Test Conditions Results
Line Regulation: 5.0 V
±12V Vin = 95 to 130 Vac ∆ = 50 mV or ±0.5%
∆ = 24 mV or ±0.1%
Load Regulation: 5.0 V
±12V
Vin = 115 Vac,
Iout = 1.0 A to 4.0 A
Vin = 115 Vac,
Iout = 100 mA to 300 mA
∆ = 300 mV or ±3.0%
∆ = 60 mV or ±0.25%
Output Ripple: 5.0 V
±12V Vin = 115 Vac 40 mVpp
80 mVpp
Efficiency Vin = 115 Vac 70%
All outputs are at nominal load currents, unless otherwise noted
UC3842B, 43B UC2842B, 43B
15
MOTOROLA ANALOG IC DEVICE DATA
OUTLINE DIMENSIONS
N SUFFIX
PLASTIC PACKAGE
CASE 626–05
ISSUE K
D1 SUFFIX
PLASTIC PACKAGE
CASE 751–06
(SO–8)
ISSUE T
NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
14
58
F
NOTE 2 –A–
–B–
–T–
SEATING
PLANE
H
J
GDK
N
C
L
M
M
A
M
0.13 (0.005) B M
T
DIM MIN MAX MIN MAX
INCHESMILLIMETERS
A9.40 10.16 0.370 0.400
B6.10 6.60 0.240 0.260
C3.94 4.45 0.155 0.175
D0.38 0.51 0.015 0.020
F1.02 1.78 0.040 0.070
G2.54 BSC 0.100 BSC
H0.76 1.27 0.030 0.050
J0.20 0.30 0.008 0.012
K2.92 3.43 0.115 0.135
L7.62 BSC 0.300 BSC
M––– 10 ––– 10
N0.76 1.01 0.030 0.040
__
SEATING
PLANE
14
58
A0.25 MCBSS
0.25 MBM
h
q
C
X 45
_
L
DIM MIN MAX
MILLIMETERS
A1.35 1.75
A1 0.10 0.25
B0.35 0.49
C0.19 0.25
D4.80 5.00
E1.27 BSCe3.80 4.00
H5.80 6.20
h
0 7
L0.40 1.25
q
0.25 0.50
__
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME
Y14.5M, 1994.
2. DIMENSIONS ARE IN MILLIMETER.
3. DIMENSION D AND E DO NOT INCLUDE MOLD
PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS
OF THE B DIMENSION AT MAXIMUM MATERIAL
CONDITION.
D
EH
A
Be
B
A1
CA
0.10
UC3842B, 43B UC2842B, 43B
16 MOTOROLA ANALOG IC DEVICE DATA
OUTLINE DIMENSIONS
D SUFFIX
PLASTIC PACKAGE
CASE 751A–03
(SO–14)
ISSUE F
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
–A–
–B–
G
P7 PL
14 8
71 M
0.25 (0.010) B M
S
B
M
0.25 (0.010) A S
T
–T–
F
RX 45
SEATING
PLANE
D14 PL K
C
J
M
_
DIM MIN MAX MIN MAX
INCHESMILLIMETERS
A8.55 8.75 0.337 0.344
B3.80 4.00 0.150 0.157
C1.35 1.75 0.054 0.068
D0.35 0.49 0.014 0.019
F0.40 1.25 0.016 0.049
G1.27 BSC 0.050 BSC
J0.19 0.25 0.008 0.009
K0.10 0.25 0.004 0.009
M0 7 0 7
P5.80 6.20 0.228 0.244
R0.25 0.50 0.010 0.019
____
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola
data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury
or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola
was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal
Opportunity/Af firmative Action Employer .
Mfax is a trademark of Motorola, Inc.
How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141,
P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447 4–32–1 Nishi–Gotanda, Shagawa–ku, Tokyo, Japan. 03–5487–8488
Customer Focus Center: 1–800–521–6274
Mfax: RMFAX0@email.sps.mot.com – TOUCHTONE 1–602–244–6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
Motor ola Fa x Back System – US & Canada ONLY 1–800–774–1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298
– http://sps.motorola.com/mfax/
HOME PAGE: http://motorola.com/sps/
UC3842B/D
◊
